Electronic circuit control element with tap element

ABSTRACT

An example control element for use in a power supply includes a first terminal, a power MOSFET, and a control circuit. The power MOSFET has a drain terminal, a source terminal, a control terminal, and a tap terminal. In operation, a voltage at the tap terminal is less than and tracks a voltage at the drain terminal when the voltage at the drain terminal is less than a pinch off voltage of the power MOSFET. The control circuit includes a PWM circuit and a start-up circuit. The PWM circuit provides a control signal to the power MOSFET to switch the power MOSFET on and off in response to the feedback signal. The start-up circuit charges a bypass capacitor at the first terminal in response to the voltage at the tap terminal until a voltage at the first terminal reaches a first voltage level.

REFERENCE TO PRIOR APPLICATIONS

This application is a continuation of U.S. application Ser. No. 13/571,209, filed Aug. 9, 2012, now pending, which is a continuation of U.S. application Ser. No. 13/399,755, filed Feb. 17, 2012, now issued as U.S. Pat. No. 8,264,858, which is a continuation of U.S. application Ser. No. 12,626,466, filed Nov. 25, 2009, now issued as U.S. Pat. No. 8,144,484, which is a continuation of U.S. application Ser. No. 11/968,599, filed Jan. 2, 2008, now issued as U.S. Pat. No. 7,636,247, which is a continuation of U.S. application Ser. No. 11/495,382, filed Jul. 28, 2006, now issued as U.S. Pat. No. 7,333,351, which is a continuation U.S. application Ser. No. 11/045,428, filed Jan. 27, 2005, now issued as U.S. Pat. No. 7,102,900, which is a continuation of U.S. application Ser. No. 10/446,312, filed May 27, 2003, now issued as U.S. Pat. No. 6,865,093. U.S. application Ser. No. 13/571,209 and U.S. Pat. Nos. 8,264,858, 8,144,484, 7,636,247, 7,333,351, 7,102,900, and 6,865,093 are hereby incorporated by reference.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates generally to control elements used in electronic circuits and, more specifically, the present invention relates to control elements with integrated power transistors.

2. Background Information

Two of the primary goals in the design of control elements with integrated power transistors are cost and performance. Cost is generally reduced when the number of external components required in the electronic circuit are reduced, and when smaller, more efficient power transistors are employed. Performance may be improved by adopting a more efficient power transistor, which increases efficiency, and by lowering the manufacturing variance, which allows better control of critical parameters such as the peak current delivered by the power transistor.

FIG. 1 shows a power supply 10, which is provided as an example of an electronic circuit using a control element with power transistor. The control element 22 for this known power supply 10 includes a control circuit 23 and a separate power transistor 21. In power supply 10, the start-up function is performed by resistor 32, which provides the high voltage DC from bridge rectifier 12 to the control circuit 23. Unfortunately, resistor 32 is expensive, requires a large area in the power supply and lowers supply efficiency by dissipating power continuously, even after the start-up function is completed. The current limit function of power supply 10 is provided by a sense resistor 33 that is in series with the source of power transistor 21. The voltage across resistor 33, which increases with increasing current through power transistor 21, is coupled to the control circuit 23. When the current through power transistor 21 reaches a predetermined level, the control circuit 23 turns of power transistor 21. Drawbacks of this approach are the cost, size and power dissipation of resistor 33.

FIG. 2 shows a known power supply 50 similar to power supply 10, except that resistor 32 has been eliminated. A voltage regulator internal to power supply chip 52 now performs the start-up function. The voltage regulator in power supply chip 52 may be turned off after the start-up function is completed, thus eliminating the extra power dissipation inherent to power supply 10. However, the voltage regulator in power supply chip 52 includes a high-voltage offline transistor 54 that consumes a significant area on power supply chip 52 and is also prone to electrical static discharge (ESD) and safe operating area (SOA) damage.

FIG. 3 shows a known power supply 70 that avoids some of the problems of power supplies 10 and 50. Power supply 70 does not require a start-up resistor 32 or a high-voltage offline transistor 54. Instead, a tap 90 at the junction between junction field effect transistor (JFET) 86 and insulated gate field effect transistor (IGFET) 88 of metal oxide semiconductor field effect transistor (MOSFET) 84 is used to perform the start-up function. Tap 90 may also be used to monitor the voltage for performing the current limit function, obviating the need for a separate sense resistor. The main limitation of this approach is that the MOSFET 84 used in power supply 70 is limited to one that can be monolithically integrated on the chip 82. In some cases, discrete power devices with higher efficiency may be available, but cannot be employed in the monolithic approach of power supply 70.

SUMMARY OF THE INVENTION

An integrated control element with power transistor and tap element is disclosed. In one embodiment, a control element according to embodiments of the present invention includes a power transistor having first, second, third and fourth terminals. A control circuit is included, which is coupled to the third and fourth terminals of the power transistor. The power transistor adapted to switch a current between the first and second terminals in response a control signal to be received from the control circuit at the third terminal. A voltage between the fourth and second terminals of the power transistor is substantially proportional to a current flowing between the first and second terminals when a voltage between the first and second terminals is less than a pinch off voltage. The voltage between the fourth and terminals of the power transistor is substantially constant and less than the voltage between the first and second terminals when the voltage between the first and second terminals is greater than or equal to the pinch off voltage.

A high voltage transistor according to embodiments of the present invention includes a drain region having a first conductivity type. The transistor also includes at least one source region having the first conductivity type. At least one body region having a second conductivity type opposite to the first conductivity type is included in the transistor. The at least one body region adjoins the source region. The transistor includes at least one drift region having the first conductivity type and adjoining at a first end the drain region. The at least one drift region extends from the first end to adjoin at a second end the at least one body region. The at least one source region is separated from the second end of the at least one drift region by the at least one body region. The transistor further includes a tap region of a first conductivity type and a tap drift region extending from the tap region to the drain region. The transistor also includes an insulated gate adjacent to the at least one body region.

Additional features and benefits of the present invention will become apparent from the detailed description, figures and claims set forth below.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention detailed illustrated by way of example and not limitation in the accompanying figures.

FIG. 1 is a schematic diagram of a known power supply that includes a separate control circuit and power transistor. A high voltage resistor is used to perform the start-up function and a sense resistor is used to provide the current limit function.

FIG. 2 is a schematic diagram of a known power supply that includes an integrated control circuit and power transistor. A separate offline transistor is used to perform the start-up function.

FIG. 3 is a schematic diagram of a known power supply that includes an integrated control circuit and power transistor. A tap in the integrated power transistor provides the start-up and current limit functions.

FIG. 4 is a schematic diagram of one embodiment of a power supply control element with a tap element in accordance with the teachings of the present invention.

FIG. 5 is a diagram illustrating the relationship between the voltage across the drain and source terminals and a tap element of one embodiment of a power transistor in accordance with the teachings of the present invention.

FIG. 6 is a diagram illustrating a cross-sectional side view of one embodiment of a power transistor in accordance with the teachings of the present invention.

FIG. 7 is a diagram illustrating a cross-sectional side view of another embodiment of a power transistor in accordance with the teachings of the present invention.

DETAILED DESCRIPTION

A novel control element including a power transistor with a tap element is disclosed. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent, however, to one having ordinary skill in the art that the specific detail need not be employed to practice the present invention. In other instances, well-known materials or methods have not been described in detail in order to avoid obscuring the present invention.

The following description uses the example of a power supply to illustrate the benefits of the present invention. It will be apparent to one skilled in the art that the techniques are not limited to use in power supplies but apply to any electronic circuit employing a control element with integrated power transistor.

In general, a power supply according to embodiments of the present invention includes a power control element that includes a control circuit and a power transistor. The control circuit and power transistor may be packaged together in a single package. A power transistor according to embodiments of the present invention includes a tap element that provides a voltage proportional to the current flowing through the power transistor when the voltage across the main terminals of the power transistor is less than a pinch off voltage. In one embodiment, when the voltage across the main terminals of the power transistor is greater than or equal to the pinch off voltage, the voltage provided at the tap element is substantially fixed at a voltage, which may be substantially less than the voltage across the main terminals of the power transistor.

In one embodiment, the tap element may be used for a start-up function for the power supply control element. In this embodiment, current is drawn from a main terminal of the power transistor through the tap element and into the control circuit.

In another embodiment, the tap element may be used to provide a signal for a current limit function of the power supply control element. In this embodiment, the tap element provides a voltage to the control circuit that is proportional to the current flowing through the power transistor.

In other embodiment, the tap element may be used provide other functions, such as for example sensing the voltage across the main terminals of the power transistor when the power transistor is in the off state. In addition, several or all of these functions may be realized in the same power supply control element.

To illustrate, FIG. 4 shows generally a schematic diagram of a power supply control element 82 in a power supply 70 according to embodiments of the present invention. In operation, alternating current (AC) voltage is rectified and filtered with rectifier 72 and capacitor 81. Energy transfer element 74 is coupled to receive the rectified voltage from rectifier 72 with primary winding 76. Energy transfer element also includes output winding 78 and bias winding 80. Energy is transferred across energy transfer element 74 from primary winding 76 to output winding 78 and bias winding 80 in response to power supply control element 82.

In one embodiment, power supply control element 82 includes control circuit 83 and power transistor 88 having main terminals 89 and 91, a tap element 90, a tap terminal 94 and a control terminal 93. In one embodiment, the main terminals 89 and 91 are the drain and source terminals, respectively, and control terminal 93 is the gate terminal of a power transistor 88 in accordance with the teachings of the present invention. In one embodiment, power transistor 88 is a metal oxide field effect transistor (MOSFET).

As shown in the depicted embodiment, main terminal 89 is coupled to primary winding 76 of energy transfer element 74. In operation, power transistor 88 is switched on and off to regulate the transfer of power from primary winding 76 to output winding 78 and bias winding 80. For example, in one embodiment, a feedback signal is received from the bias winding 80 through Vbias 112. Pulse width modulator (PWM) 104 is coupled to control terminal 93 to provide a control signal to switch power transistor 88 on and off in response to Vbias 112. It is appreciated of course that other configurations of switched mode power supplies may be employed that utilize power transistor 88 in accordance with the teachings of the present invention.

In one embodiment, power transistor 88 has a blocking voltage rating compatible with the peak voltage generated in the power supply circuit. When power transistor 88 is off, a relatively high voltage, which is greater than or equal to a pinch off voltage V_(P) of power transistor 88, may be present across its main terminals 89 and 91. Under this condition, the maximum voltage appearing at tap terminal 94 is in one embodiment significantly reduced from the maximum voltage appearing at main terminal 89 of power transistor 88, such that the circuit elements in control circuit 83 are not subjected to excessive voltages in accordance with the teachings of the present invention.

In one embodiment, start-up circuitry 95 of control circuit 83 may employ the use of tap element 90 for a start-up function. For example, in the embodiment illustrated in FIG. 4, tap terminal 94 provides a voltage to a regulator 92 and a resistor 99 included in control circuit 83. To start up the power supply, current is drawn through the primary winding 76, power transistor 88 via tap element 90, and regulator 92 to charge up bypass capacitor 110. When the voltage at node 112 reaches the desired level, regulator 92 may be turned off.

In one embodiment, a line-sense function of control circuit 83 may also employ the use of tap element 90. For example, in the embodiment illustrated in FIG. 4, when the voltage at main terminal 89 decreases below a pinch off voltage, the tap terminal 94 provides a voltage to line sensor 97 that is substantially proportional to the voltage difference between main terminals 89 and 91 of the power transistor 88. The voltage provided by tap element 90 to line sensor 97 is coupled to the PWM circuit 104, such that PWM circuit 104 can provide a line sense function of control circuit 83. For example, the PWM circuit 104 may stop switching the power transistor 88 when the line voltage falls below a certain level.

In one embodiment, when power transistor 88 is turned on, a relatively low voltage appears across its main terminals 89 and 91 and current flows through the primary winding 76 and the main terminals 89 and 91 of power transistor 88. In this mode of operation, the voltage across main terminals 89 and 91 is below a pinch off voltage and tap element 90 therefore provides a voltage at tap terminal 94 that is substantially proportional to the current flowing through the main terminals of power transistor 88 in accordance with the teachings of the present invention. The tap terminal 94 voltage is coupled to the PWM circuit 104, such that PWM circuit 104 can provide a current limit function of the control element. In order to minimize the tolerance of the current limit function, it is preferable to package control circuit 82 and power transistor 88 together and then perform an electrical trimming operation to adjust the current limit of the complete control element 82.

FIG. 5 is a diagram illustrating the relationship between the voltage across the main terminals and the voltage of a tap terminal of one embodiment of a power transistor in accordance with the teachings of the present invention. The tap terminal voltage increases with increasing voltage across the main terminals of the power transistor up to a certain level and then remains relatively constant as the voltage across the power transistor is increased further. To illustrate, FIG. 5 shows the voltage at the tap terminal increasing with the voltage across the main terminals (e.g. between the drain and source terminals of the power MOSFET) until a pinch off voltage V_(P), which in the illustrated embodiment is approximately 50V. Thus, the maximum voltage of the tap terminal is shown as about 50V in this example, but the maximum voltage could range from 5 to 150V in other embodiments. FIG. 5 also illustrates that the maximum voltage of the tap terminal in one embodiment remains substantially constant or fixed for voltage levels across the main terminals of the power transistor greater than or equal to the pinch off voltage V. In another embodiment, it is noted that the voltage at the tap terminal may increase with increasing voltage levels across the main terminals of the power transistor as long as the voltage at the tap element is reduced or limited so as not to subject the circuit elements in control circuit to excessive voltages in accordance with the teachings of the present invention.

FIG. 6 is a diagram illustrating a cross-sectional side view of one embodiment of a power transistor 601 in accordance with the teachings of the present invention. It is appreciated that although power transistor 601 has been illustrated as an n-channel transistor in FIG. 6, a p-channel transistor may be realized by utilizing the opposite conductivity types for all of the illustrated doped regions.

In one embodiment, power transistor 601 includes an insulated gate 619, including for example polysilicon, drain terminal 605 and source terminals 613, which are illustrated as 613A and 613B. N+ source regions 621, which are shown as 621A-F, are coupled to source terminals 613 and N+ drain region 603 is coupled to drain terminal 605. N+ source regions 621 are adjoining P− body regions 611, which are shown as 611A-C. A plurality of N− drift regions 607, which are shown as 607A-C, adjoin at one end N+ drain region 603 and extend from the N+ drain region 603 to adjoin at the other end P− body regions 611. In one embodiment, an N− tap drift region 608 is also included, which also extends from N+ drain region 603. An N+ tap region 623 adjoins N− tap drift region 608 at the opposite end from N+ drain region 603. A tap element 615 is coupled to N+ tap region 623. In one embodiment, N− tap drift region 608 is substantially similar to the N− drift regions 607 and may even be characterized as one of the plurality of N− drift regions 607. In another embodiment, N− tap drift region 608 may have a different construction, dimensions, such as for example width, and/or a different doping profile than the N− drift regions 607 to optimize or change the pinch off voltage V_(P).

In one embodiment, N− drift regions 607 are separated by P− type regions 609 of semiconductor material. As illustrated in FIG. 6, the N− drift regions 607 are separated by P− type regions 609 of semiconductor material and are arranged such that alternating regions of N− drift regions 607 and P− type regions 609 of semiconductor material are interposed among one another in power transistor 601.

In the on state, insulated gate 619 is biased such that channels are formed proximate to insulated gate 619 across P− body regions 611 to form conduction paths between N+ source regions 621 and N− drift regions 607. Accordingly, conduction paths are provided through N− drift regions 607 between source electrodes 613 and drain electrode 605. In the off state, insulated gate 619 is biased such that there are no longer channels under insulated gate 619 through P− body regions 611 to form conduction paths between source electrodes 613 and drain electrode 605.

In operation, when N+ drain region 603 is biased at a relatively low voltage with respect to N+ source regions 621, tap element 615 is resistively coupled to drain terminal 605 through N+ tap region 623 and through N− tap drift region 608. Accordingly, tap element 615 in one embodiment tracks the voltage of drain terminal 605 and is therefore proportional to the current through drain terminal 605. In one embodiment, these conditions occur with the voltage difference between the main terminals, source and drain terminals 613 and 605, is less than the pinch off voltage V_(P). However, at a higher drain terminal 605 bias, or when the voltage difference between the main terminals, source and drain terminals 613 and 605, is greater than or equal to the pinch off voltage V_(P), a portion of the tap N− type regions 608 is substantially or completely depleted of free charge carriers by P− type regions 609 on the neighboring sides of N− tap drift region 608.

In the embodiment illustrated FIG. 6, the P− type regions 609 are illustrated as pillars and are numbered as 609A-C on either sides of N− drift regions 607 as well as N− tap drift region 608. In one embodiment, when the N− drift regions 607 and N− tap drift region 608 are completely depleted of free charge carriers, the voltage of tap element 615 is effectively fixed at V_(P) when the voltage difference between the main terminals, source and drain terminals 613 and 605, is greater than or equal to V_(P), as illustrated for example in FIG. 5.

FIG. 7 is a diagram illustrating a cross-sectional side view of another embodiment of a power transistor 701 in accordance with the teachings of the present invention. It is appreciated that although power transistor 701 has been illustrated as an n-channel transistor in FIG. 7, a p-channel transistor may be realized by utilizing the opposite conductivity types for all of the illustrated doped regions.

In one embodiment, power transistor 701 includes insulated gates 719, shown as insulated gates 719A-F, drain terminal 705 and source terminals 713, which are illustrated as 713A and 713B. N+ source regions 721, which are shown as 721A-D, are coupled to source terminals 713 and N+ drain region 703 is coupled to drain terminal 705. N+ source regions 721 are adjoining P− body regions 711, which are shown as 711A and 711B. A plurality of N− drift regions 707, which are shown as 707A and 707B, adjoin at one end N+ drain region 703 and extend from the N+ drain region 703 to adjoin at the other end P− body regions 711. In one embodiment, an N− tap drift region 708 is also included, which also extends from the N+ drain region 703. An N+ tap region 723 adjoins N− tap drift region 708 at the opposite end from N+ drain region 703. A tap element 715 is coupled to N+ tap region 723. In one embodiment, N− tap drift region 708 is substantially similar to the N− drift regions 707 and may even be characterized as one of the plurality of N− drift regions 707. In another embodiment, N− tap drift region 708 may have a different construction, dimensions, such as for example width, and/or a different doping profile than the N− drift regions 707 to optimize or change the pinch off voltage V_(P).

In one embodiment, N− drift regions 707 and N− tap drift region 708 are separated by regions of dielectric material 709 in which field plates 725 are disposed. As illustrated in the embodiment of FIG. 7, dielectric material regions 709 are shown as 709A-D and in one embodiment may include oxide. Field plates 725 are shown as 725A and 725B and are coupled to source terminals 713. In the depicted embodiment, the N− drift regions 707 are separated by regions of dielectric material 709 and field plates 725 such that alternating regions of N− drift regions 707 and regions of dielectric material 709 and field plates 725 are interposed among one another in power transistor 701.

In the on state, insulated gates 719 are biased such that channels are formed proximate to insulated gates 719 across P− body regions 711 to form conduction paths between N+ source regions 721 and N− drift regions 707. Accordingly, conduction paths are provided through N− drift regions 707 between source electrodes 713 and drain electrode 705. In the off state, insulated gates 719 are biased such that there are no longer channels proximate to insulated gates 719 through P− body regions 711 to form conduction paths between source electrodes 713 and drain electrode 705.

In operation, when N+ drain region 703 is biased at a relatively low voltage with respect to N+ source regions 721, tap element 715 is resistively coupled to drain terminal 705 through N+ tap region 723 and through N− tap drift regions 708. Accordingly, the voltage of tap element 715 tracks the voltage of drain terminal 705 and is therefore proportional to the current through drain terminal 705. In one embodiment, these conditions occur with the voltage difference between the main terminals, source and drain terminals 713 and 705, is less than the pinch off voltage V_(P). However, at a higher drain terminal 705 bias, or when the voltage difference between the main terminals, source and drain terminals 713 and 705, is greater than or equal to the pinch off voltage V_(P), a portion of the N− drift regions 707 and N− tap drift region 708 is substantially or completely depleted of free charge carriers by field plates 725 disposed in the dielectric regions 709 on neighboring sides of N− drift regions 707 and N− tap drift region 708.

The voltage of tap element 715 is effectively fixed at V_(P) when the voltage difference between the main terminals, source and drain terminals 713 and 705, is greater than or equal to V_(P), as illustrated for example in FIG. 5.

In the foregoing detailed description, the present invention has been described with reference to specific exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the present invention. The present specification and figures are accordingly to be regarded as illustrative rather than restrictive. 

What is claimed is:
 1. A control element for use in a power supply, the control element comprising: a first terminal to be coupled to a bypass capacitor and to receive a feedback signal of the power supply; a power Metal Oxide Semiconductor Field Effect Transistor (MOSFET) having a drain terminal, a source terminal, a control terminal, and a tap terminal, wherein the power MOSFET is to be coupled to an energy transfer element of the power supply to control a transfer of energy across the energy transfer element, and wherein a voltage at the tap terminal is less than and tracks a voltage at the drain terminal when the voltage at the drain terminal is less than a pinch off voltage of the power MOSFET; and a control circuit coupled to the power MOSFET, wherein the control circuit includes: a pulse width modulator (PWM) circuit coupled to provide the control terminal of the power MOSFET with a control signal to switch the power MOSFET on and off in response to the feedback signal; and a start-up circuit coupled to the first terminal of the control element and coupled to the tap terminal of the power MOSFET, wherein the start-up circuit is configured to charge the bypass capacitor in response to the voltage at the tap terminal until a voltage at the first terminal reaches a first voltage level.
 2. The control element of claim 1, wherein the voltage at the tap terminal is constant and less than the voltage at the drain terminal when the voltage at the drain terminal exceeds the pinch off voltage.
 3. The control element of claim 1, wherein the voltage at the tap terminal is proportional to the voltage at the drain terminal when the voltage at the drain terminal is less than the pinch off voltage.
 4. The control element of claim 3, wherein the PWM circuit comprises a line sensor coupled to receive the voltage at the tap terminal, and wherein the PWM circuit is further configured to stop switching the power MOSFET when a line voltage of the power supply drops below a second voltage level as indicated by the voltage at the tap terminal.
 5. The control element of claim 1, wherein the voltage at the tap terminal is proportional to a current flowing through the power MOSFET between the drain and source terminals when the voltage at the drain terminal is less than the pinch off voltage.
 6. The control element of claim 5, wherein the PWM circuit is coupled to receive the voltage at the tap terminal and is further configured to turn off the power MOSFET when the current flowing through the power MOSFET reaches a current limit as indicated by the voltage at the tap terminal.
 7. The control element of claim 1, wherein the power MOSFET further comprises: a drain region of a first conductivity type coupled to the drain terminal; a source region of the first conductivity type coupled to the source terminal; a tap region of the first conductivity type coupled to the tap terminal; a body region of a second conductivity type, the body region adjoining the source region; a drift region of the first conductivity type extending from the drain region to the body region; a tap drift region of the first conductivity type extending from the drain region to the tap region, wherein the tap region adjoins the tap drift region at an end of the tap drift region opposite the drain region; and an insulated gate disposed such that when the insulated gate is biased a channel is formed proximate to the insulated gate across the body region to form a conduction path between the source region and the drift region.
 8. The control element of claim 7, wherein the power MOSFET is configured to deplete the tap drift region of free charge carriers in response to the voltage at the drain terminal exceeding a pinch off voltage.
 9. The control element of claim 7, wherein the power MOSFET further comprises a field plate disposed between the drift region and the tap drift region.
 10. The control element of claim 7, wherein the first conductivity type includes N type semiconductor material and wherein the second conductivity type includes P type semiconductor material.
 11. The control element of claim 10, wherein the drain region is an N+ doped region; the source region is an N+ doped region; the tap region is an N+ doped region; the body region is a P doped region; the drift region is an N− doped region; and the tap drift region is an N− doped region.
 12. The control element of claim 1, wherein the power MOSFET and the control circuit are packaged together in a single integrated circuit.
 13. A control element for use in a power supply, the control element comprising: a first terminal to be coupled to receive a feedback signal of the power supply; a power Metal Oxide Semiconductor Field Effect Transistor (MOSFET) having a drain terminal, a source terminal, a control terminal, and a tap terminal, wherein the power MOSFET is to be coupled to an energy transfer element of the power supply to control a transfer of energy across the energy transfer element, and wherein a voltage at the tap terminal is proportional to and less than a voltage at the drain terminal when the voltage at the drain terminal is less than a pinch off voltage; and a pulse width modulator (PWM) circuit coupled to provide the control terminal of the power MOSFET with a control signal to switch the power MOSFET on and off in response to the feedback signal, wherein PWM circuit includes a line sensor coupled to receive the voltage at the tap terminal, and wherein the PWM circuit is further configured to stop switching the power MOSFET when a line voltage of the power supply drops below a first voltage level as indicated by the voltage at the tap terminal.
 14. The control element of claim 1, wherein the voltage at the tap terminal is constant and less than the voltage at the drain terminal when the voltage at the drain terminal exceeds the pinch off voltage.
 15. The control element of claim 13, wherein the voltage at the tap terminal is proportional to a current flowing through the power MOSFET between the drain and source terminals when the voltage at the drain terminal is less than the pinch off voltage.
 16. The control element of claim 15, wherein the PWM circuit is coupled to receive the voltage at the tap terminal and is further configured to turn off the power MOSFET when the current flowing through the power MOSFET reaches a current limit as indicated by the voltage at the tap terminal.
 17. The control element of claim 13, wherein the power MOSFET further comprises: a drain region of a first conductivity type coupled to the drain terminal; a source region of the first conductivity type coupled to the source terminal; a tap region of the first conductivity type coupled to the tap terminal; a body region of a second conductivity type, the body region adjoining the source region; a drift region of the first conductivity type extending from the drain region to the body region; a tap drift region of the first conductivity type extending from the drain region to the tap region, wherein the tap region adjoins the tap drift region at an end of the tap drift region opposite the drain region; and an insulated gate disposed such that when the insulated gate is biased a channel is formed proximate to the insulated gate across the body region to form a conduction path between the source region and the drift region.
 18. The control element of claim 17, wherein the power MOSFET is configured to deplete the tap drift region of free charge carriers in response to the voltage at the drain terminal exceeding a pinch off voltage.
 19. The control element of claim 17, wherein the power MOSFET further comprises a field plate disposed between the drift region and the tap drift region.
 20. The control element of claim 17, wherein the first conductivity type includes N type semiconductor material and wherein the second conductivity type includes P type semiconductor material.
 21. The control element of claim 20, wherein the drain region is an N+ doped region; the source region is an N+ doped region; the tap region is an N+ doped region; the body region is a P doped region; the drift region is an N− doped region; and the tap drift region is an N− doped region.
 22. The control element of claim 13, wherein the power MOSFET and the PWM circuit are packaged together in a single integrated circuit.
 23. A control element for use in a power supply, the control element comprising: a first terminal to be coupled to receive a feedback signal of the power supply; a power Metal Oxide Semiconductor Field Effect Transistor (MOSFET) having a drain terminal, a source terminal, a control terminal, and a tap terminal, wherein the power MOSFET is to be coupled to an energy transfer element of the power supply to control a transfer of energy across the energy transfer element, and wherein a voltage at the tap terminal is less than a voltage at the drain terminal and proportional to a current flowing through the power MOSFET between the drain and source terminals when the voltage at the drain terminal is less than a pinch off voltage; and a pulse width modulator (PWM) circuit coupled to provide the control terminal of the power MOSFET with a control signal to switch the power MOSFET on and off in response to the feedback signal, wherein the PWM circuit is coupled to receive the voltage at the tap terminal and is further configured to turn off the power MOSFET when the current flowing through the power MOSFET reaches a current limit as indicated by the voltage at the tap terminal.
 24. The control element of claim 23, wherein the voltage at the tap terminal is constant and less than the voltage at the drain terminal when the voltage at the drain terminal exceeds the pinch off voltage.
 25. The control element of claim 23, wherein the power MOSFET further comprises: a drain region of a first conductivity type coupled to the drain terminal; a source region of the first conductivity type coupled to the source terminal; a tap region of the first conductivity type coupled to the tap terminal; a body region of a second conductivity type, the body region adjoining the source region; a drift region of the first conductivity type extending from the drain region to the body region; a tap drift region of the first conductivity type extending from the drain region to the tap region, wherein the tap region adjoins the tap drift region at an end of the tap drift region opposite the drain region; and an insulated gate disposed such that when the insulated gate is biased a channel is formed proximate to the insulated gate across the body region to form a conduction path between the source region and the drift region.
 26. The control element of claim 25, wherein the power MOSFET is configured to deplete the tap drift region of free charge carriers in response to the voltage at the drain terminal exceeding a pinch off voltage.
 27. The control element of claim 25, wherein the power MOSFET further comprises a field plate disposed between the drift region and the tap drift region.
 28. The control element of claim 25, wherein the first conductivity type includes N type semiconductor material and wherein the second conductivity type includes P type semiconductor material.
 29. The control element of claim 28, wherein the drain region is an N+ doped region; the source region is an N+ doped region; the tap region is an N+ doped region; the body region is a P doped region; the drift region is an N− doped region; and the tap drift region is an N− doped region.
 30. The control element of claim 23, wherein the power MOSFET and the PWM circuit are packaged together in a single integrated circuit. 